Pmis

# FDP-5/SDS-930 COMMUNICATIONS LINK 

 PROGRAMMER'S GUIDEGary D. Hormbuckle

## University of California, Berkeley

Document No. 20.50.20
Issued May 5, 1965
Revised July 11, 1966
Contract SD-185
Office of Secretary of Defense
Advanced Research Projects Agency
Washington 25, D. C.

## TABLE OF CONTENTS

1.0 Introduction ..... 1
2.0 Initiation of a Transmission Cycle ..... 2
3.0 Transmit/Receive Cycle (T/R Cycle) ..... 3
4.0 Leaving Transmit Mode ..... 4
4.1 Panic Conditions ..... 4
5.0 Link Instructions ..... 5
5.1 SDS End ..... 5
5.1.1 Interrupt Locations ..... 5
5.1.2 Interrupt Control ..... 6
5.1.3 Link Select (Transmit Request, End Transmission, Etc. ..... 7
5.1.4 DMC Programming ..... 8
5.1.5 Skip Instructions ..... 11
5.2 PDP-5 End ..... 11
5.2.1 Interrupt Locations ..... 11
5.2.2 Interrupt Control ..... 12
5.2.3 Link Select (Transmit Request, End Transmission) ..... 13
5.2.4 Read In/Out, Skip ..... 14
6.0 IOT Command Combinations ..... 15
7.0 TSS Provisions for Link ..... 18
7.1 Output (930 to PDP-5) ..... 18
7.1.1 General ..... 18
7.1.2 Character Output ..... 18
7.1.3 Block Output ..... 18
7.1.4 Output Abnormal Conditions ..... 20
7.2 Input ..... 21
7.2.1 General ..... 21
7.2.2 Input Abnormal Conditions ..... 22

### 1.0 Introduction

The PDP-5/SDS-930 Communications Link (herein referred to as the Link) provides a means for either computer to transmit data to the receiving computer at a rate of approximately $60,000 \mathrm{bits} /$ second. From the programmer's point of view, the transmission is l2-bit parallel (called a word) at a frequency of one word every 200 usec. At the programmer's option, receiving and/or transmitting in either computer can be under interrupt or skip control.

Transmission is in one direction only in a given cycle; that is, the receiving computer must wait until the transmitting computer is finished before it can initiate a cycle of its own.

The SDS terminal is connected to the 930 Data Multiplex channel and EOM selector. The PDP-5 terminal connects to the Input Mixer (i.e., Accumulator) and is controlled by IOT instructions. Although this document is intended primarily for system programmers, section 7 is devoted to TSS provisions for programming the Link. Also, the PDP-5 interrupt Monitor INT* should be referred to for normal user Link programming in the PDP-5.

### 2.0 Initiation of a Transmission Cycle

Each end of the Iink can initiate only a transmission cycle (consisting of from one to any number of words transmitted); the receiving computer can ignore transmission requests simply by not executing the proper receive instructions. However, the Link hardware will remember one level of transmission requests if the Link is not in the Inactive Mode; i.e., the Link is in the Transmit or Receive Mode.

Once a transmit request has been made, the request is remembered until the Link next reaches its inactive state, at which time the Transmit Mode is entered, the request is turned off, and the requesting computer notified, at which time it can immediately transmit two words. These two words are not necessarily recieved, however, since each end of the Link has a le-bit buffer for parallel read in/out.
3.0. Transmit/Receive Cycle (T/R Cycle)

When either computer requests a transmission cycle, it is notified that the Link hardware hos entered the requested transmit, mode by receiving an interrupt, provided interrupts have not been disarmed or disabled. The receiving computer is not notifled of an ensuins $T / R$ cycle untill the first word is waitins in its buffer to be read in.

That is, in all cases, once the hardware enters a mode, each computer is notified of its Link buffer condition by either interrupts, or skip instructions if interrupts are disarmed or disabled. The Link interrupt requests become false when the buffer is emptied (the word read in) or filled (a word read out to the buffer) dependins on the mode. These interrupt request lines are the some ones sensed by skip instructions, but are gated by enable flip-flops before reaching the interrupt loric. In the 930 , the standard AIR (arm interrupts) and EIR (enoble interrupts) instructions apply; the Receive and Transmit Interrupts can be armed individually in both machines.*

From the above discussion is is seen that it is generally necessary for both computers to have interrupt control enabled and armed while in the Inactive Mode in order to know when to enter the Receive Mode or when the first word can be transmitted. There is no other signal to the receiving computer that its buffer is full and no other simnal to the transmitting computer that its request to initiate

* See Document No. 20.50.20 for description of PDP-5 interrupt loric.
transmission has been rranted than the interrupt request ines (which can be sensed with skip instructions).


### 4.0. Leaving Transmit Mode

Instructions are provided for both machines to turn off or end transmission. The instructions can be executed at any time following read out to the Link buffer of the last word to be sent. However, the Link hardware does not enter the Inactive Mode until the last word has been sent and read in by the receiving computer.

If the turn-off instructions are executed by either computer when it is not transmitting, the turn-off request is ignored. The turn-off logic will not affect any transmit request made previous to the turn-off request.
4.1. Panic Conditions

Provisions are provided in both machines for recovering from software blow-up, i.e., for returning the link to Idle Mode and clearing all stacked Enter and End Transmit Mode requests. This is not so simple since either end cannot distinguish End Transmission from Clear or Reset requests from the other machine, and under normal circumstances, End Transmission requests do not destroy stacked Transmission requests.

The simplest method to insure that the Link is clear is to (a) push the Master Clear button* once or the START button twice

* Located on the back side of card P23 in the EOM selector rack.
on the SDS end, or switch POWER-ON on the PDP-5. Since this method is not practical in a. Time-Sharing system, special clear instructions are provided for both machines:

The following clearing procedure may be done in either order, but both are necessary to insure the Idle mode with no stacked transmit requests:
(a) Execute clear instruction in PDP-5* and do not issue Transmit request. This will clear current state and PDP-5 Transmit request.
(b) Enter 930 progrom which executes a clear and no Transmit requests. This clears current state and 930 Transmit request.

An alternative procedure is to execute two clear instructions in either machine (spaced at least 10 usec apart), assuming the other is not issuing repeated transmit requests.
5.0. Link Instructions
5.1. SDS End

### 5.1.1. Interrupt Locations

| $204_{8}$ | $\cdots$ | Link Receive Interrupt |
| :--- | :--- | :--- |
| $205_{8}$ | $\ldots$ Link Transmit Interrupt |  |
| $202_{8}$ | $\cdots$ DSCII Word-count $=0$ |  |
| $203_{8}$ | $\ldots$ DSCII End-of-Record |  |

*See Section 5.2.5.

### 5.1.2. Interrupt Control

AIR • . . ARM INTERRUPTS


AIR must be followed by the PARALIEL фUTPUT ( $\mathrm{P} \phi \mathrm{T}$ ) instruction. The word the PסT instruction addresses is:

C... $\mathrm{Ol}_{2} \quad \begin{aligned} & \text { arm all interrupts with } 1 \text { in } \\ & \text { Bits } 8-23 .\end{aligned}$
$\mathrm{IO}_{2}$ disarm all interrupts with 0 in Bits 8-23
$\mathrm{Il}_{2}$ same as $\mathrm{Ol}_{2}$ and $\mathrm{lO}_{2}$
R . . . Link Receive Interrupt
T . . . Link Transmit Interrupt
WC . . . Word count
ER . . . End of Record
EIR . . . ENABLE INTERRUPTS


EIR enables the SDS-930 interrupt system.
DIR . . . DISABIE INTERRUPTS


DIR disables the SDS-930 interrupt system.
See also the SDS Manual concerning non-interruptible and privileged instructions.
5.1.3. Link Select (Transmit Request, End Tronsmission, Etc.)
$\longrightarrow$ E $\longrightarrow \mathrm{M}$ 30XO3 8 SELECT LINK (EめM Type 3)


This E $\varnothing$ M Type 3 must be executed
(see below) in order to select the Link as the $I / O$ device (Bits 20-23 select the Link.). $X$ is decoded
in the Link hardware to perform the following func-
tions:

| $\underline{x}$ | $\ldots$ | $\underline{\text { Function }}$ |
| :--- | :--- | :--- |
| $1_{8}$ | $\ldots \ldots$ | Transmit Request |
| $2_{8}$ | $\ldots \ldots$ | Force Link to Idle Mode |
| $3_{8}$ | $\ldots \ldots$ | End Transmission |
| $4_{8}$ | $\ldots \ldots$. | Start Transmission |
| $5_{8}$ | $\ldots \ldots$ | Start Rec |
| (any F) | $\ldots \ldots$ | Select Link |

NOTE: E $X M$ is privileged in that no interrupt can occur between any type E $E M$ and the instruction following it.

### 5.1.4 DMC Programming

Either computer may initiate a request to transmit data by executing certain instructions. Then, upon receiving notice from the LINK through interrupts that the LINK is prepared to enter a specific mode, the 930 program must firat set up the apinopriate ( 2 -word) interlace words in memory, execute a sequence of $\mathrm{E} \phi \mathrm{M} / \mathrm{P} \phi \mathrm{T}$ commands to select the appropriate DSC II subchannel termination conditions, and then inform the LINK to start operation.

## Transmit Request

The 930 requests to transmit by executing:

$$
E \not O M \quad 30103_{8}
$$

When the LINK next enters the Ide mode, a LINK transmit interrupt occurs. Interlace Word

| word count | address |
| :--- | :--- |
| 0 | 89 |

The interlace words for subchannel 244 are in memory cells 244 (even word) and 245 (odd word). The DMC cycle for all subchannels is:

1) Read odd or even interlace word
2) Increment address, decrement word count
3) Test word count $=0$
4) Restore interlace word
5) Data Input or Output
6) Stop or Continue
a) If word count $\neq 0$, continue
b) If even word and word count $=0$, switch to odd word
c) If odd word and word count $=0$ and cycle bit set, switch to even word
d) Otherwise disconnect and cause word count interrupt.

In particular，for 2 words transmitted，starting at location 5008 the interlace word would initially be $00204778^{\circ}$ ．Word count $=0$ implies 512 word buffer．The initial address is the buffer starting address -1.

## Select E $\phi M$

To set up the DSC II terminate conditions one first executea an EめM clasa 7：

（in firticular；EめM 722म for subchannel d 40 ）．This is followed by a $\mathrm{A} \phi \mathrm{T}$ instruction， the contents of whose effective address contains

|  | 0 | 0 | 0 | $E \phi R$ | $Z C T$ | $C$ | $E / \phi$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 112 | 19 |  |  |  | 20 | 21 |
| 22 | 23 |  |  |  |  |  |  |

where（a）$E \emptyset R=1$ arms end－of－record interrupt
（b）$Z C T=1$ arms count $=0$ interrupt
（c）$C=1$ allows automatic switching from odd to even interlace word． when count $=0$
（d）$E / \phi=1$ selects odd interlace word for starting

In particular，if the potted word contains a 5，cycling begins with the odd word，and terminates and causes an interrupt when the odd word count $=0$ ．With a potted word of 7 ，the same is true except that termination（disconnect）does not occur at odd word count $=0$ ，but instead switches to the even word．

## Start DSC E $\varnothing$ M

The DSC is actually selected（started）by

| $O$ | $E O M$ | 7 | 0 |  | DSC II Number |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 2 | 3 | 89 | 11 | 12 |

（in particular；EOM 71244 for subchannel 244 ）．This is followed by a PめT instruction the contents of whose effective address contains anything except bits 13 through 23＝0．This special case will cause the DSC II to terminate when the word count
next $=0$ regardiess of any previsouly established terminate conditions.
Start LINK EOM
The Isink is started into Transmit or Receive mode by
EOM $30 X 03$ where $X=4$ - Start Transmit

$$
5 \text { - Start Receive }
$$

These commands may be executed any time the LINK is in the Idle mode (as sensed by an SKS 30703); i.e., the inftial request interrupts need not occur.

## LINK End Transmission

To end transmission, an EOM $30303_{8}$ is executed anytime following the last word sent assuming a word-count $=0$ and automatic disconnect has occurred. If otherwise, the Idle mode will be entered when the current word being sent has been received by the PDP-5.
5.1.5. Skip Instructions
$\longrightarrow 3 \mathrm{BKS} \quad 3 \mathrm{OXO}_{8} \quad 3 \mathrm{KIF}$ IF LINK STATE TRUE


The SKS Type 3 (System Test Mode) is used to test
for different states of the Link depending upon $X$. If the state is not true, the next instruction is executed; otherwise, the next instruction is skipped. Bits 20-23 select the Link. The states or signels tested are as follows:

| $\underline{X}$ | $\ldots$ | Skip if State True |
| :--- | :--- | :--- |
| $1_{8}$ | $\ldots \ldots$ | Receive Interrupt Request <br> (Link Buffer Full, Receive Mode) |
| $3_{8}$ | $\ldots .$. | Transmit Interrupt Request <br> (Link Buffer Empty, Transmit Mode) |
| 78 | $\ldots .$. | Inactive Mode |

NOTE: It is not necessary that SKS be preceded by a Link Select EØM.
5.2. PDP-5 End
5.2.1. Interrupt Iocations
$T_{8}$.... Link Transmit Interrupt
$76_{8} \quad$.... Link Receive Interrupt
Locations 75 and 76 will normally contain 12-bit
addresses which represent the effective address transferred to upon receiving an interrupt.

5．2．2．Interrupt Control
$I \varnothing N$
ENABLE INIERRUPTS


IめN enables all PDP－5 interrupta．An IめN must be executed followinp each interrupt two instructions before the next instruction that may be interrupted； i．e．，the instruction immediately following the I $\quad \mathrm{N}$ will be executed before the next interrupt can occur． $I \phi F$ DISABIE INTERRUPTS


IめF disables all PDP－5 interrupts．An IфF auto－ matically occurs following each interrupt．

ARM
ARM INTERRUPIS


Execution of ARM with AC bit 11 true，arms the link transmit flag，bit 10 ，the link receive flag．If a bit is false，the arm／disarm state of that flag is unaffected

DARM
DISARM INXERRUPTS


Disarm is the same as ARM except that the interrupt if Disarmed if it＇s associated AC bit is true．

| 6 | 1 |
| :--- | :--- |
| 023 | 0 |

IDT $\quad \mathrm{IO}_{8}$

A PDP-5 interrupt causes on effective $\mathrm{JMS}^{*} I_{8}$. Starting at Iocation ? will normally be a progrom which executea an IRC which OR's the contents of the AccumuIator with the Interrupt Counter Word which has the following format:
JMP* $600_{3}+\mathrm{C}$ INTERRUPT C CDUNIER W $\phi$ RD

where $C$ represents the device causing the interrupt; in this case:

C
158 .... Link Transmit Interrupt
$16_{3} \ldots$ Link Receive Interrupt
Normally, this Interrupt Counter Word is executed
following each interrupt where $60_{8}-778$ are
locations of 16 distinct interrupt routines.
5.2.3. Link Belect (Iransmit Request, End Transmission)

LTR
LINK TRANSMIT REQUEST

$I \not \subset \quad 2148$

ITR is executed once for each block of words transmitted. If the Link is busy, the request is remembered until the next Inactive Mode is reached by the Link hardware; i.e., the request is turned off on Iy when the Link enters the (PDP-5) Iransmit

Mode.


LTE causes the Link to enter the Inactive Mode as soon mis both Link buffers are empty, i.e., as soon as the lest word sent by the PDP-5 is read by the 930. LIE is ignored if the Link is not in the mode to transmit to the 930 .

### 5.2.4. Read In/Out, Skip

ITS LINK TRANSMIT, SKIP (AC->LB if skip)


IфT 2118

If the buffer is ready, i.e., if the Transmit Interrupt flag is true, the contents of the Accumulator are deposited in the Link Buffer and the next instruction skipped. Otherwise, the Accumulator and

Link Buffer are undisturbed and the next instruction in sequence is executed. If the skip occurs, the transmit flag and the Accumulator are cleared and the Link Buffer contents transmitted to the SDS-930.

LRS LINK RECEIVE, SKIP (IB $\rightarrow A C$ if skip)


If the Buffer is ready, i.e., if the Receive Interrupt Request flag is true, the contents of the Accumulator are OR'd with the contents of the Link Buffer and the next instruction skipped. Otherwise, the Accumulator and Link Buffer are undisturbed and the next instruction in sequence is executed. As each word is read by the PDP-5, another word is requested from the SDS -930 (by the Link hardware).

DGX CLEAR AND RESET


Iф $\mathrm{T}^{212} 8$

This general clear instruction starts display, resets GO, Pen-down, Pen-up, and Link flags, and forces the Link to the Idle mode. However, the 930-Transmit request toggle is not cleared so the 930 -Transmit mode may immediately follow.
6.0 I $\$$ Command Combinations

IDT Function
6201* ... Link Receive, Skip.
6204 ... End Transmission.
6205 ... Link Receive, End Transmission, Skip

* I $\quad \mathrm{T} 202$ is associated with the RAND Tablet and is normally not useful with LINK IめT's.

| 6212 |  | Reset Link to IDIE Mode. |
| :---: | :---: | :---: |
| 6211 | . . . . . . . | Link Transmit, Skip, Clear AC. |
| 6213 | . . | Not Usefiul. |
| 6214 | . . . . . . | Link Transmit Request. |
| 6216 | . . . . . . . | Reset Link, Enter Transmit Request. |
| 6215 |  | Request Transmit Mode, Transmit, Skip. (If the Skip Occurs, a Trensmit Request Is Necessarily Posted.) |
| 6217 | . . . . . . . | Not Useful. |
| EXAMPLE: | The fol word, in Inactiv | lowing three instructions will transmit one Accumulator, to the SDS-930 return Link to Mode, and Leave AC Cleared. |
|  | $I \phi \mathrm{~T}$ | 212 Force Link to Idle Mode. |
|  | I $\dagger \mathrm{T}$ | 215 Transmit Skip, Request Transmit |
|  | JMP | - - - |
|  | I $\varnothing$ T | 204 End Transmission |

The following program will send a Gero to the 930 , regardless of the state of the link hardware (Provided 930 is listening), and then receive a block of words (first 2 words received are in parenthesis).
(Ioad Address Switch Clears AC)
IфT 215 Program Will Repeatedly Request.
JMP - -1 Trgnsmit Mode Until Granted By
I $\dagger \mathrm{T} 205$ End Transmission, Receive, Skip.
JMP •-1
DCA $\quad+3$

| IDT | 201 | Receive, Skip |
| :---: | :---: | :--- |
| JMP | --1 |  |
| (DCA | $\cdot+1$ ) | First Word Received |
| (JMP | --6 ) | Second Word Received |

### 7.0 TSS Provisions for Link

As of system 1.83, the PDP-5/930 Link input and output will operate as follows:
7.1 Output (930 to PDP-5)

### 7.1.1 General

One must first open the file with BRS 1 for device number 7. LDX $=7$
BRS I

The return will skip with the file number in $A$ when the file has been successfully opened. If the file is already open or there is not room for another file in the system, no skip will occur.

The same file is closed by
IDA $=$ file number
BRS 2

This BRS never skips.
Once the file is open, one can transmit single characters with CIO, or a block with BIO.

### 7.1.2 Character Output

CIO is operated as follows:
IDA =code
CIO $=f i l e ~ n u m b e r ~$
where code is an arbitrary 8-bit character (normally a 7-bit internal ASCII character). CIO never skips.

In this case the PDP-5 will receive "code $4000_{8}$ ". The $4000_{8}$ is how the PDP-5 can tell character from block mode.
7.1.3 Block Output

A block is transmitted by
IDA =word count
LDX =starting address
BIO $=f i l e ~ n u m b e r$

After all words have been sent, the return skips. No skip occurs upon abnormal or error conditions, to be discussed later.

The data sent is the word count (N) which must be $0<N \leqslant 2047$ and does not include itself. Next, the low order l2-bits of each data word between the starting address, $S A$, and $S A+N-1$ is sent. As an example, the following could be received by the PDP-5 with the call:

TAD =file number
JMS* BIO
SA
EA
where, upon return

| SA/ | 4041 |
| :--- | :--- |
| 4042 | character A |
| 4043 | character B |
| 0003 | block word count |
| 0041 |  |
| 0042 | 3 word block |
| 4043 |  |
| 4137 | character rubout |
| 0001 | block word count |
| EA/ 5640 | 1 word block |

Note that the PDP-5 must keep in sync -- a character is looked for only after the end of a block (or after a character).

For the example above, the 930 program would have had to use four CIO's and two BIO's as follows:
LDA $\quad 41$

CIO =file number
IDA $=42$
CIO =file number
IDA $=43$
CIO $\quad$ file number
LDA $=3$
LDX SA
BIO =file number
BRU error
IDA $=137$
CIO $=$ file number
IDA $=1$
IDX $\quad=5640$
BIO $=$ file number
BRU error
$\vdots$
where SA/ DATA 41,42,4043

### 7.1.4 Output Abnormal Conditions

(1) File not open
(a) CIO - illegal instruction
(b) BIO - illegal instruction
(2) Word count too large (word count $=0$ is a no op)
(a) CIO - can't occur (no word count involved)
(b) BIO - illegal instruction
(3) PDP-5 not responding.

An abnormal termination occurs if the data is not sent within 500 milliseconds if swapping is occurring. 500 ms is entirely sufficient for a ad 48 word block, and termination occurs only if the PDP-5 is improperly programmed.
(a) CIO - I/O condition termination -- sets flag bit 5 and causes interrupt 4 if armed.
(b) BIO - I/O condition termination -- sets flag bit 5. If interrupt 4 is armed, it occurs; otherwise the BIO returns without skipping.
(4) End of Record interrupt received.

This occurs if the PDP-5 executes a CLEAR LINK instruction when the link is not in TDLE mode. (IDIE $=\overline{\text { RECEIVE }}$ OR TRANSMIT $). ~$ Same as 2.4 (3) above, except that flag bit 6 is set.

### 7.2 Input

### 7.2.1 General

Input is similar except the device number is 6 for opening the files. Both input and output files may be open simultaneously. For BIO, at most WC words ( $W C \leqslant 2047$ ) may be received. If $\mathbb{K} K W C$, where $N$ is the word count transmitted by the PDP-5, the BIO will not skip on return; the A register will contain $S A+\mathbb{N}$, where $S A$ is the initial core address of the block; bit 8 will be set in the file number; and interrupt 4 will occur, if armed. If $\mathbb{N} D W C$, the BIO Will skip, and further calls on BIO are necessary to read the remaining words; the count N-WC is placed in the A register.

Note that for output, above, the PDP-5 Monitor INT makes no distinction between block and character mode, and the user program must make the distinction. In the Input case, however, the 930 monitor makes a distinction -- characters received are stored in an internal teletype buffer and handled like teletype input while blocks are written directly into the user's program as requested through BIO.

As characters are received, they are buffered internally in the monitor -- rubout is treated exactly as a teletype rubout, but only a word count is buffered for block input. When the character buffer is full, or a block word count is received, the PDP-5 Link is temporarily suspended with no information lost, until the user program receives the data. Hence the following abnormalities exist:
(a) Block word count received - CIO input requested.
(b) Character received - BIO input requested.

In order to simplify the 930 monitor, these abnormalities will be treated with a special termination condition -- unlike the usual file I/O where the block/character conversion is handled automatically.

### 7.2.2 Input Abnormal Conditions

(1) File not open (see 2.4 (1) above)
(2) BIO request word count too large (see 2.4 (2) above)
(3) End of record or Word Count $=0$ received. Treated exactly the same as End-of-Record interrupt condition, 2.4 (4) above. This is necessary since the End-of-Record is caused only if the Link is not TDIE.
(4) RUBOUT character received. Treated same as teletype rubout (Interrupt 1 or fork termination).
(5) Wrong Mode
(a) Block word-count received, CIO input requested. Sets flag bit 7. Interrupt 4 occurs if armed, otherwise CIO returns. The block may be received with BIO.
(b) Character received, BIO input requested. Sets flag bit 7. Interrupt 4 occurs if armed, otherwise BIO returns without skipping. All characters received are buffered internally and must be read with CIO.

